画像は参照用のみです。
XC3S700A-4FGG400C
IC FPGA 311 I/O 400FBGA
- メーカー
- Mfr。パート #XC3S700A-4FGG400C
- パッケージ 400-BGA
- データシート
- 在庫中4094
100% オリジナル &新しい
出荷の準備ができている24時間
365日の保証
RFQおよびもっと割引を得る
仕様
| Supplier | AMD Xilinx |
| Package | Tray |
| Series | Spartan®-3A |
| ProductStatus | Active |
| NumberofLABs/CLBs | 1472 |
| NumberofLogicElements/Cells | 13248 |
| TotalRAMBits | 368640 |
| NumberofI/O | 311 |
| NumberofGates | 700000 |
| Voltage-Supply | 1.14V ~ 1.26V |
| MountingType | Surface Mount |
| OperatingTemperature | 0°C ~ 85°C (TJ) |
| Package/Case | 400-BGA |
概要
Description
XC3S700A-4FGG400C is a Xilinx Spartan-3S FPGA device. It belongs to the Spartan-3S family, targeted at cost‑sensitive, mid‑density programmable logic. Key characteristics (at a high level):
- 700K system gates density in a 400‑ball FG(G)400 package (FGG400), speed grade -4.
- LUT-based logic blocks with flip-flops, plus distributed RAM and Block RAM, for flexible logic and memory.
- DSP slices for numeric processing and signal‑processing tasks.
- Multiple I/O banks with configurable voltages and high I/O capability, suitable for various interfaces.
- Clock management resources (PLLs) and standard configuration interfaces (JTAG or SPI) for programming.
- Suitable for glue logic, embedded control, DSP, and mid‑range digital applications, where a balance of resources and cost is important.
For exact resource counts (logic elements, RAM blocks, DSP count, IOs) and timing specs, consult the latest Xilinx datasheet and package details.
- 700K system gates density in a 400‑ball FG(G)400 package (FGG400), speed grade -4.
- LUT-based logic blocks with flip-flops, plus distributed RAM and Block RAM, for flexible logic and memory.
- DSP slices for numeric processing and signal‑processing tasks.
- Multiple I/O banks with configurable voltages and high I/O capability, suitable for various interfaces.
- Clock management resources (PLLs) and standard configuration interfaces (JTAG or SPI) for programming.
- Suitable for glue logic, embedded control, DSP, and mid‑range digital applications, where a balance of resources and cost is important.
For exact resource counts (logic elements, RAM blocks, DSP count, IOs) and timing specs, consult the latest Xilinx datasheet and package details.
Features
Key features of XC3S700A-4FGG400C:
- Spartan-3A FPGA with ~700K system gates (logic cells) capacity.
- Speed grade -4 (lower-performance variant within the family).
- Package: 400-ball Fine-Grain Grid Array (FGG400C), RoHS-compliant.
- On-chip memory: block RAM and distributed RAM resources.
- Clocking: one or more PLLs/Digital Clock Managers with global clock routing.
- Flexible I/O: multiple I/O banks with diverse voltage/standards and many user I/Os.
- Configuration and debug: JTAG boundary-scan; multiple config options (serial/parallel, etc.).
- LUT-based logic fabric with flip-flops for general-purpose logic and small DSP-like tasks.
- Commercial temperature range (typical for standard-market use).
Note: exact I/O counts and RAM sizes vary by device family, so refer to the datasheet for precise specifications.
- Spartan-3A FPGA with ~700K system gates (logic cells) capacity.
- Speed grade -4 (lower-performance variant within the family).
- Package: 400-ball Fine-Grain Grid Array (FGG400C), RoHS-compliant.
- On-chip memory: block RAM and distributed RAM resources.
- Clocking: one or more PLLs/Digital Clock Managers with global clock routing.
- Flexible I/O: multiple I/O banks with diverse voltage/standards and many user I/Os.
- Configuration and debug: JTAG boundary-scan; multiple config options (serial/parallel, etc.).
- LUT-based logic fabric with flip-flops for general-purpose logic and small DSP-like tasks.
- Commercial temperature range (typical for standard-market use).
Note: exact I/O counts and RAM sizes vary by device family, so refer to the datasheet for precise specifications.
Package
Package: FineLine BGA (FGG400) — a 400-ball Plastic FineLine Ball Grid Array package used by the XC3S700A-4FGG400C.
Pinout
- Pin count: 400 pins (FGG400 package).
- Function: Xilinx Spartan-3S FPGA device (XC3S700A) with about 700K system gates, speed grade -4 (FPGA for implementing digital logic).
- Function: Xilinx Spartan-3S FPGA device (XC3S700A) with about 700K system gates, speed grade -4 (FPGA for implementing digital logic).
Manufacturer
- Manufacturer: Xilinx, Inc. (now a subsidiary of AMD).
- What kind of company: A semiconductor/technology company that designs and manufactures programmable logic devices, primarily FPGAs (and related products like CPLDs and SoCs).
- What kind of company: A semiconductor/technology company that designs and manufactures programmable logic devices, primarily FPGAs (and related products like CPLDs and SoCs).
Application
Typical uses are cost-sensitive, mid-range FPGA tasks such as digital signal processing blocks and DSP accelerators; embedded control and motor-control applications; I/O interfacing and glue logic for communications (Ethernet/USB/CAN), data acquisition and instrumentation; consumer electronics and multimedia processing; automotive and industrial automation; and rapid prototyping/education.
出荷
出荷方法私たち
DHL、FedEx、TNT、UPS、またはあなたの選択の他の運送業者を通じてグローバルな出荷サービスを提供します。
出荷料参照(DHL/FedEx):
DHL の: 配送費は25ドル〜45ドル(0.5kg)の範囲で、推定配送時間は2〜5営業日です。
フェデックス: 配送費は25ドル〜40ドル(0.5kg)の範囲で、推定配送時間は3〜7営業日。
UPS の: 配送費は25ドル〜45ドル(0.5kg)の範囲で、推定配送時間は3〜7営業日。
TNT社: 配送費は25ドル〜65ドル(0.5kg)の範囲で、推定配送時間は3〜7営業日。
EMS: 配送料金は30〜50ドル(0.5kg)の範囲で、推定配送時間は7〜15営業日です。
登録航空郵便: 配送費は2〜4ドル(0.1kg)で、推定配送時間は5〜20営業日です。
支払い
Payment Methods
支払い期間は100%前払いです。
現在、下記の支払い方法のみを受け入れています。:
1. ペイパル
2. クレジット・デビットカード
3. ワイヤー 転送
類似
-
MX25R8035FM1IL0
Macronix
-
MX25L3233FM1I-08Q
Macronix
-
MX25V1635FZNQ03
Macronix
-
MX25V4035FZUI
Macronix
-
MX25V16066M1I02
Macronix
-
MX25R3235FZNIL0
Macronix
-
MX25V16066M2I02
Macronix
-
MX30LF2G28AD-TI
Macronix
-
MX25R6435FBDIL0
Macronix
-
MX29GL512FHXFI-11..
Macronix
-
MX25R1635FZUIH0
Macronix
-
MX25U6435FM2I-10G
Macronix